假设clk=10MHz.din输入,dout输出10MHz周期正好是100ns.model delay(clk,dout,din);input clk,din;output dout;reg dout;always@(posedge clk) dout <= din;endmodule