verilog中如何读取文本文件中的十进制数据作为测试激励信号?

2024-12-23 07:27:03
推荐回答(3个)
回答1:

试试:
$readmemb ( " file_name " , memory_name [ , start_addr [ , finish_addr ] ] ) ;
$readmemh ( " file_name " , memory_name [ , start_addr [ , finish_addr ] ] ) ;

回答2:

$readmemb ( " file_name " , memory_name [ , start_addr [ , finish_addr ] ] ) ;
$readmemh ( " file_name " , memory_name [ , start_addr [ , finish_addr ] ] ) ;

回答3:

找找有没有库函数可用,VHDL里有二进制转十进制的