library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity div is generic(n:integer :=50000000); port (clk:in std_logic; q:out std_logic); end div; architecture behave of div is signal count :integer ran..
内容全部来源于网络收集，如有侵权，请联系网站删除：QQ：24596024